

M62301SP/FP

10 to 12-bit 4-ch Integrating A/D Converter

REJ03D0861-0300 Rev.3.00 Mar 25, 2008

Description

M62301 semiconductor integrated circuit forms an integrating A/D converter, being connected to a microcomputer unit. By using selection signals and counter clock signals from the unit, a 10 to 12-bit A/D converter can be created at a low cost.

The integration time and resolution can be set at the users option by changing external parameters. In addition, the built-in circuit offset, delay time and temperature fluctuation are adjustable, enabling a wide range of applications. M62301 has a 3 input decoder circuit, high-precision reference voltage (1.22 V) generator, current supply and comparator for integration, and voltage-monitoring reset circuit for a 5 V power supply. It is also equipped with girdling to prevent current leak from integration capacitor.

Features

Separate power supplies for analog section and digital section.


Low power dissipation: 2 mA (Typ)
 (1 mA for A/D conversion and the other 1 mA for reset)

Linear error: ±0.02% (Typ)
Conversion time: 526 µs/ch (Typ)
Built-in system reset: 4.45 V (Typ)


Application

High-precision control systems such as temperature control and speed control

Block Diagram



Pin Arrangement



Absolute Maximum Ratings

(Ta = 25°C, unless otherwise noted)

Item	Symbol	Ratings	Unit
Analog section supply voltage	V _{CC}	15	V
Digital section supply voltage	V_{DD}	8	V
Digital input voltage	V _{ID}	-0.3 to $V_{DD} + 0.3$	V
Analog input voltage	V _{IA}	-0.3 to $V_{DD} + 0.3$	V
INT output current	I _{OINT}	6	mA
Reset output current	I _{ORE}	6	mA
INT output withstand voltage	V _{INT}	15	V
Reset output withstand voltage	V _{RESET}	15	V
Reset supply voltage	V _{RE}	6	V
Power dissipation	Pd	990 (P) / 660 (FP)	mW
Thermal derating	Кθ	9.9 (P) / 6.6 (FP)	mW/°C
Operating temperature	Topr	-20 to +75	°C
Storage temperature	Tstg	-40 to +125	°C

Recommended Operating Conditions

(Ta = 25°C, unless otherwise noted)

		Limits			
Item	Symbol	Min	Тур	Max	Unit
Analog section supply voltage	V _{CC}	4.5	8.0	12.0	V
Digital section supply voltage	V _{DD}	4.5	5.0	5.5	V
Analog input voltage range (I _I = 50 μA)	V _{IA}	0	_	No more than $(V_{CC} - 2.5 \text{ V})$ and V_{DD}^{*1}	V
Reference input voltage ($I_I = 50 \mu A$)	V _{IR}	1	_	No more than $(V_{CC} - 2.5 \text{ V})$ and V_{DD}^{*1}	V
Integration capacity	Cı	300	_	22000	pF
Resistance to determine charge current	Rı	6	_	60	kΩ
Output current	I ₀	_	_	4	mA

Note: 1. Maximum analog input voltage is less than the difference between V_{CC} – 2.5 V as well as V_{DD} .

Charging current
$$I_I = \frac{V_{REF}}{R1}$$

Electrical Characteristics

 $(V_{CC} = 5.0 \text{ V}, V_{DD} = 5.0 \text{ V}, \text{ Ta} = 25^{\circ}\text{C}, \text{ unless otherwise noted})$

				Limits			
	Item	Symbol	Min	Тур	Max	Unit	Test Conditions
	Supply current	Icc	_	1.0	2.0	mA	
	Analog input voltage range	V _{IA}	0	_	2.5	V	I _I = 100 μA
					2.2		I _I = 200 μA
	Reference input voltage	V_{REF}	1.17	1.22	1.27	V	$I_{REF} = \pm 5 \mu A$
							C _{REF} = 4700 pF
	Permissible current inflow	I _{REF+}	_	_	50	μΑ	
	at reference voltage	I _{REF}			-10		
rtei	Conversion error	Ec	_	0.05	0.1	%/FSR	$R_{l} = 24 \text{ k}\Omega^{*1}$
Converter	Linear error	E _L	_	0.02	0.09	%/FSR	$R_I = 24 \text{ k}\Omega^{*2}$
ပိ	Conversion time	T _T	_	526	_	μS	$V_{IA} = 2.5 \text{ V}, C_I = 0.01 \mu\text{F}$
AVD							$R_I = 24 \text{ k}\Omega$
	Discharge time	Tdi	_	3	17	μS	$V_{(8)} = 3 \text{ V} \rightarrow 0.3 \text{ V}$
							C _I = 4700 pF
	Analog input current	I _B	_	-0.35	-3.5	μΑ	
	Digital input "H" level	V_{IH}	3.5	_	_	V	
	Digital input "L" level	V_{IL}	_	_	0.8	V	
	INT output "L" level	V_{LINT}	_	0.1	0.4	V	I _{OL} = 1 mA
	INT output leak current	I _{OHINT}	_	_	1	μΑ	V ₍₅₎ = 15 V
	Detection voltage	V_{DET}	4.30	4.45	4.60	V	
	Hysteresis voltage	ΔV_{DET}	30	50	80	mV	
tion	Delay time	T _{DE}	75	150	300	μS	
Section	Reset output "L" level	V_{LRE}	_	0.1	0.4	V	I _{OL} = 1 mA
et	Reset output leak current	I _{OHRE}	_	_	1	μА	V ₍₆₎ = 15 V
Reset	Supply current	I _{RE}	_	1.0	2.0	mA	V _{RE} = 5 V
	Limit operating voltage	V _{OPL}	_	0.75	1.0	V	$R_L = 2.2 \text{ k}\Omega, V_{L\overline{RE}} \leq 0.4 \text{ V}$
			_	0.6	0.8		$R_L = 100 \text{ k}\Omega, V_{L\overline{RE}} \leq 0.4 \text{ V}$

Notes: 1. Conversion error; Deviation from the line that links the "0" scale point (mode 0) and reference scale point (mode 3. $V_{FSR} = 2.5 \text{ V}$). Associated with all channels.

2. Linear error; Deviation from the line that links the 0 V input point and 2.5 V input point on a given channel.


Operating Description

(1) Decoder

Based on digital inputs to C0, C1, C2, the analog switch is set to on, and the input of "0" scale (GND input), input of reference scale (reference voltage input), input to A1-A4, or discharge from integration capacitor (C_I) is performed. None of these operations is performed when the "mode 8" input is given:

Mode	1	2	3	4	5	6	7	8
C0	0	1	0	1	0	1	0	1
C1	0	0	1	1	0	0	1	1
C2	0	0	0	0	1	1	1	1
	Discharge	GND	V_{REF}	A1	A2	А3	A4	_

(2) A/D conversion



Multiplexer first selects V_{GND} , obtaining minimum pulse T_{GND} . It then selects V_{REF} , obtaining reference pulse T_{REF} . Input is selected next, obtaining input pulse T_{IN} . V_{IN} is obtained by deducting T_{GND} , as the offset, from T_{REF} and T_{IN} .

$$V_{IN} = V_{REF} \bullet \frac{T_{IN} - T_{G}}{T_{REF} - T_{G}}$$

By measuring voltage at the maximum input for approximately 500 µs under the counter clock of 8 MHz, resolution of approximately 12 bits can be obtained;

$$\frac{500 \ \mu s}{125 \ ns} \approx 2^{12}$$

Note: To ensure discharge from capacitor C_{I} , the decoder input as in the above diagram should stay in mode 1 at least

for the period calculated above: Tdi = (C₁
$$\times \frac{V_{IAmax} + 0.49}{1 \text{ mA}}$$
)

It is not necessary to measure T_{GND} , and T_{REF} for each channel.

(3) Constant current control


Integrating current I_I can be obtained based on the reference voltage (1.22 V) by the built-in high-precision generator and resistance R_I .


$$I_{l} = \frac{1.22}{R_{l}}$$
 (A)(1)

Integration time T_I can be calculated as follows;

$$T_I = (V_{IN} + 0.49) \frac{C_I}{I_I}$$
(2)

However, parameters such as built-in comparator offset voltage, analog switch offset, voltage leak current and delay time are not counted.






When voltage applied to pin V_{RE} becomes less than 4.45 V, the \overline{RESET} output status becomes "L". If voltage increases over 4.50 V, the \overline{RESET} status becomes "H" within 150 μ s.

Application Suggestion

1. 4-channel 11-bit A/D converter system



Note: C_{REF}: To stabilize reference voltage, be sure to connect capacitance of approximately 4700 pF. C_{INT}: We suggest that this capacitance be connected to prevent malfunction due to noise. Use C_I that leaks as slight current as possible. To prevent leak to the circuit board, we recommend providing guard ring (7), (9).

Resolution depends on the number of microcomputer counter clock pulses that are generated while the INT output status is "high" at the maximum input voltage 2.5 V (V_{CC} – 2.5 V).


When the microcomputer counter clock frequency is 8 MHz, the resolution can be calculated by using the constant calculated above, as follows;

$$\frac{4700 \text{ pF} \times \frac{(2.5 + 0.13)}{50 \text{ }\mu\text{A}}}{\frac{1}{8 \text{ M}}} \approx 2^{17}$$

Therefore, the resolution of this system is approximately 11 bits.

2. 4-channel 12-bit A/D converter system

Separate power supplies to analog section and digital section, analog input voltage range mode wider up to V_{DD} , external reference voltage for integration.



Note: C_{REF} : To stabilize reference voltage, be sure to connect capacitance of approximately 4700 pF. C_{INT} : We suggest that this capacitance be connected to prevent malfunction due to noise. Use C_I that leaks as slight current as possible. To prevent leak to the circuit board, we recommend providing guard ring (7), (9).

Because separate power supplies are provided for the analog are digital sections, the M62301 has two supply voltage V_{CC} and V_{DD} , enabling a wide analog input voltage range V_{IA} . The upper limit of the range is required to be no more than the difference between $V_{CC}-2.5~V$ as well as V_{DD} , therefore, the analog input voltage range in this application is 0 V to 5 V.

When the counter clock frequency is 8 MHz, resolution is;

$$\frac{6800 \text{ pF} \times \frac{(5 + 0.13)}{50 \text{ } \mu\text{A}}}{\frac{1}{8 \text{ M}}} \approx 2^{12}$$

An A/D converter system with resolution of approximately 12 bits can be formed.


Recommended operational settings according to clock frequency, resolution, and time required for discharge (decoder mode 1)


Counter Clock	Resolution	Change Current I _I (μΑ)	Resistance to Determine Constant Current R _I (kΩ)	Integration Capacitance C _I	Discharge Time Tdi (μs)
8 MHz	10-bit	50	24	1400 pF	7.7
		100	12	2800 pF	15.4
	11-bit	50	24	2800 pF	15.4
		100	12	5600 pF	30.7
	12-bit	50	24	5600 pF	30.7
		100	12	12000 pF	65.9
16 MHz	10-bit	50	24	700 pF	3.9
		100	12	1400 pF	7.7
	11-bit	50	24	1400 pF	7.7
		100	12	2800 pF	15.4
	12-bit	50	24	2800 pF	15.4
		100	12	5600 pF	30.7


Note: 1. Discharge time Tdi = (
$$C_1 \times \frac{(V_{IAmax} + 0.49)}{1 \text{ mA}}$$
)


The values in this table apply when V_{IAmax} is 5 V.


Typical Characteristics































Package Dimensions





Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect of the information in this document in the product data, diagrams, charts, programs, algorithms, and application circuit examples.

 3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to change without any plan protein. Before purchasing or using any Renesas products listed in this document, in the such procedure in the procedure of the development of the development of the development of the procedure of the development of the de



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510